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1. Introduction
Use of neural networks for computer vision, speech
recognition, and other applications has exploded in re-
cent years, in part due to their unprecedented perfor-
mance on a variety of benchmarks. Nonetheless, high-
throughput and energy-efficient evaluation of such
neural networks, and in particular, convolutional neu-
ral networks (CNNs), remains an active field of re-
search. Evaluation of networks is memory and com-
pute intensive, with the bottleneck depending on the
network topology and layer types (convolutional or
fully-connected [FCN]).
Significant effort has been made to reduce the mem-
ory footprint of neural networks, motivated by the fact
that many off-chip memory accesses can dominate en-
ergy consumption during evaluation (Zhou et al., 2016;
Han et al., 2015; Courbariaux & Bengio). This work
explores the lesser studied objective of optimizing the
multiply-and-accumulates executed during evaluation
of the network. In particular, we propose using the
Residue Number System (RNS) as the internal num-
ber representation across all layer evaluations, allowing
us to explore usage of the more power-efficient RNS
multipliers and adders. We motivate our optimiza-
tion with Table 1, which summarizes the large number
of multiply-and-accumulates (MACs) required during
evaluation of popular networks. Small improvements
to the underlying efficiency of the core multiply and
accumulate block can have large improvements to the
overall network evaluation.
Table 1. Computation Accounting for Popular Networks
Net MACs (106) Params (106)
AlexNet 720 60
GoogLeNet 1550 6.8
SqueezeNet 1700 1.25
VGG-16 15300 138
Prior work applying RNS for efficient computation
has largely focused on cryptographic applications and
general purpose ALUs. In the machine learning do-
main, various optimizations such as Winograd and
FFT transforms have been proposed to speed up net-
work inference. As far as we are aware, this is the first
attempt at applying RNS to neural network inference.
In section 2, we describe RNS and the requisite opera-
tions and methodology for RNS-based inference. Sec-
tions 3, 4, 5, and 6.1 details our implementation of
core RNS hardware modules in Verilog, and simula-
tion results with estimated power, area, and latency.
In section 6.2, we describe accuracy estimates with our
chosen RNS precision. In section 6.3, we tie together
our results with an analysis of the break-even points
at which it becomes beneficial to use RNS-based infer-
ence for low-power network evaluation. We conclude
with a critique of our contributions.
All our Tensorflow, Bluespec/Verilog, and software
model of digital hardware source code is available for
re-use at https://github.mit.edu/mrhamid/6888_
Project.
2. Preliminaries
2.1. Residue Number System
At its core, the Residue Number System relies on the
Chinese Remainder Theorem (CRT) to represent a
large integer as a tuple of smaller integers. This al-
lows for more smaller and more parallelized arithmetic
blocks. In RNS, an integer X mod M with moduli set
{m1,m2, . . . ,mk, . . .mn} is represented as (x1, . . . , xn)
where
xk ≡ X mod mk
The set of moduli is carefully chosen. In particular,
the moduli are usually co-prime to reduce the number
of distinct numbers that have the same RNS represen-
tation, and in our case, also chosen for hardware effi-
ciency of operations. In this work, we fix our moduli to
the structured 4-tuple {2n±1, 2n+1±1}. This set can
represent numbers in range [0,M = (2
2n−1)(22n+2−1)
3 ]
(Sousa, 2007). We choose the n = 7 moduli set
in this work. Every RNS number is stored using
7 + 8 + 8 + 9 = 32 bits, and can fall in the range
[0, (2
14−1)(216−1)
3 = 357886635]. This is the represen-
tational range of a 28-bit unsigned integer.
Addition of two RNS numbers r1 and r2 occurs
element-wise: rs = r1k + r
2
k mod mk. Multiplication
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is similarly elementwise: rp = r1k × r2k mod mk. Con-
version in and out of RNS is based on CRT Theorems
I, II, and III. Unfortunately, with the requisite divi-
sions and iterative algorithms, conversion requires sig-
nificant arithmetic overhead, as discussed by (Hiasat,
2003).
2.2. Piecing Together RNS Inference
At its core, to construct complete end-to-end inference
in RNS we need to support two operations: multiply-
and-accumulate and ReLU. Our choice of moduli al-
low us to build on prior work for both: (Zimmermann,
1999) proposes digital architecture for multiplication
and addition mod 2n ± 1, and (Sousa, 2007) demon-
strates comparison of RNS numbers mod 2n ± 1 in
VHDL. We use a comparison module to implement
the ReLU nonlinearity.
We assume a discrete output for our network – e.g.
10-output image-recognition with CIFAR-10. This al-
lows us to avoid the overhead of conversion out of RNS
at the end of the network; instead, with our compara-
tor, we compute a max over final layer softmax val-
ues, returning the index with the maximum value. All
RNS operations occur in the realm of positive inte-
gers with fixed modulus. We explore this constraint in
Section 6.2.
3. Comparison in RNS
Though RNS multiplication and addition are oper-
ationally intuitive, comparing two RNS numbers is
non-trivial. We follow the procedure given by (Sousa,
2007). The crux of the algorithm is reducing compar-
ison to parity (even/odd) checking. To compare two
unsigned integers A,B mod M , we compute the dif-
ference C = A−B which becomes one of two values:
C =
{
A−B if A ≥ B
M + A−B if A < B
Because with our chosen moduli M is odd, these two
values have different parities. As such, we can compute
a comparison given a formula for the mod 2 parity
XP of an RNS number X = (x1, x
∗
1, x2, x
∗
2). Parity is
calculated with the following set of equations:
X1 = x
∗
1 + (2
n + 1)× (2n−1(x1 − x∗1) mod 2n − 1)
X2 = x
∗
2 + (2
n+1 + 1)× (2n(x2 − x∗2) mod 2n+1 − 1)
XP = LSB(X2)⊕ LSB((X1 −X2) mod 22n − 1)
Proof is provided by (Sousa, 2007). This is the full-
comparator we implement in combinational logic to
execute the final layer maximum. In the ReLU, we
are able to trim this combinational logic, because we
compare with a fixed threshold M2 (0 in our modu-
lus world). We call this trimmed comparator a half-
comparator. In particular, the parity of B = M2 is fixed
and pre-computed, as well as the value of the additive
inverse −B = −M2 we feed into the modulo adder.
The parity-checking combinational logic implemented
in Verilog is given by Figure 1. This is used in both the
full and half comparator design. We modify the circuit
given in (Sousa, 2007), which we suspect, from our
testing, does not evaluate correctly in an exhaustive
sweep of all ∼3 billion inputs.
We include various optimizations. For example, our
choice of modulus allows for use of an inverter to find
the additive inverse. It also allows for calculating the
remainder with a 16 bit number as a single addition
(bottom-right). Additionally, we implement multipli-
cation with 2n mod 2n+1 − 1 as a right rotate.
<Mod Add> 2n - 1
rotate right >> 1
x1 x1*
n+1 bit Add
2n-bit Add
<Mod Add> 22n - 1
<Mod Add> 2n+1 - 1
rotate right >> 1
x2 x2*
n+2 bit Add
2n+2-bit Add
2n-bit Add
n
n+1
n
out
{0}+out
n
Zero pad-
right
Zero pad-left
n+1
2n
X1
LSB LSB (X2)
parity
2n
X2
{0}+X2[13:0]{0}+X2[15:14]
Zero pad-left
Zero pad-
right
out
{0}+out
n
n+2
n+1
n+1n
n+2
n+1
[0] [0]
[0][n] [0][n+1]
Figure 1. Combinational logic for calculating the parity of
an RNS number (x1, x
∗
1, x2, x
∗
2)
4. Converting Input into RNS
For the chosen moduli set, the residue generation relies
on the periodicity of the binary weights (2i) in the
modulus domain. As pointed out by (Piestrak, 1994),
the residue of a binary number is given by:
X mod (2n1 − 1) =
n−1∑
i=0
2ixi mod (2
n1 − 1)
taking the modulus causes the binary weights to re-
peat themselves when i > n1. Therefore, the residue
is calculated by periodically folding back the higher
weights and adding them to the lower weights using a
tree of modulo adders.
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5. RNS Arithmetic
CNNs perform a large number of computations such as
multiplication and accumulation throughout the con-
volutional as well as the fully connected layers. To
fully exploit the advantages of transforming the net-
work to the RNS system, efficient modulo arithmetic
circuits have to be designed. This section presents ef-
ficient modulo multiplication and addition implemen-
tation using the same moduli set as the comparison,
namely {2n1 ± 1, 2n2 ± 1}.
5.1. Modulo Addition
The main advantage of RNS arithmetic is that each
residue operates separately in parallel without any
carry propagation from one residue to the other. Our
conjugate moduli set requires modulo (2n − 1) addi-
tion/multiplication as well as (2n + 1).
First, the modulo (2n − 1) addition can be expressed
as conventional n-bit addition if the sum is less than
the modulus, while a correction is added if the sum
overflows the modulus as follows:
(A + B) mod (2n − 1) =

A + B − (2n − 1)
= A + B + 1 if A+B ≥ 2n − 1,
A + B otherwise
Since, the output carry (cout) of an n-bit adder can
be used to detect the overflow condition which deter-
mines whether to increment the sum or not, then such
carry can be fed back into the adder as proposed by
(Zimmermann, 1999) for (2n − 1) addition.
(A + B) mod (2n − 1) = (A + B + cout) mod 2n
Second, a similar analysis can be done for the modulo
(2n + 1) addition to show that
(A + B + 1) mod (2n + 1) = (A + B + cout) mod 2
n
where diminished-1 numbers can be used for the in-
puts, or a correction circuit is added to the output to
account for the extra ’1’.
Since the addition in both moduli depends on the out-
put carry, then fast parallel prefix adders are the most
suitable implementation for the modulo adders. Fig-
ure 2 shows the a modulo parallel prefix adder where
the inputs are preprocessed into carry generate and
propagate signals then a tree of fixed operation propa-
gates the carry in only 4 levels. Each solid circle repre-
sents a dot operation which combines the group carry
generate and propagate bits. Finally, a modulo end-
around carry correction is required to feedback back
the output carry (cout) or its complement (cout) ac-
cording to the designated modulus.
Preprocessing
cout cin
Postprocessing
Carry 
propagation
modulo 
correction
S0S1S6 S5 S4 S3 S2
a 6b
6 a 5b
5 a 4b
4 a 3b
3 a 2b
2 a 1b
1 a 0b
0
(g, p) = (ab, a⨁b)
Figure 2. Parallel prefix adder for mod 27 − 1 addition
5.2. Modulo multiplication
N-bit binary multiplication relies on generating N par-
tial products and accumulating them all to produce
the final product. Modulo multiplication relies on the
same concept as well as the periodicity of the binary
weights which causes the higher order partial prod-
ucts to rotate folding back into n-bit weights. There-
fore, the partial products can be generated, similar to
in (Zimmermann, 1999), as
X ·Y mod (2n−1) =
n−1∑
i=0
xi ·(Y << i) mod (2n−1)
where the << operator represents a circular shift.
Similarly, an expression for the partial products of the
(2n + 1) modulus can be derived to be
PPi = xi · yn−i−1 · · · y0yn−1 · · · yn−i + xi · 0 · · · 01 · · · 1
Such multipliers can be designed in a modular way
where a block generates the required partial products
according to the selected modulus. Then, a modulo
carry save adder tree as shown in Figure 3 generates a
redundant sum output (PC , PS) which is then added
using a modulo adder to produce the final product.
modulo partial-product generator
modulo carry-save adder tree
modulo parallel-prefix adder
X Y
... PP0PPn-1
PSPC
P= <X * Y> 2n - 1
FA...
FA FA
...
FA
FAFA
FA...
FA FA
...
FA
FAFA
End-around-
carry CSA tree
Figure 3. Mod 2n − 1 multiplier architecture showing the
modulo carry save adder
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6. Results
6.1. RNS Power Consumption
We built several building blocks for RNS-based net-
work inference using Bluespec SystemVerilog and syn-
thesized them using a commercial LP65nm CMOS pro-
cess. Table 2 shows the power and frequency of opera-
tion of the RNS blocks as well as their 32-bit counter-
parts. It is worth noting that the multiplier consumes
almost half the power of the 32-bit block with a posi-
tive slack allowing for higher frequency of operation.
Table 2. Synthesis results
Block P (mW ) f (MHz) Slack(ps)
Adder32 1.05 625 15.9
AdderRNS 1.18 625 17.6
Multiplier32 3.04 250 7.1
MultiplierRNS 1.56 250 95.4
ConvertToRNS 2.6 250 1.1
ReLU-RNS 0.88 156 109.5
CompareRNS 1.67 156 93.1
6.2. Maintaining a Modulus Integer Network
A limitation using RNS is the necessity to maintain
positive integer weights and activations within a given
modulus M . To demonstrate the feasibility of this,
and obtain a rough estimate of accuracy degradation
when imposing such constraints, we train different fla-
vors of a 8-layer (7 CNN/1 FC) network on the Street-
View House Numbers (SVHN) dataset (Netzer et al.,
2011). We denote a (W, A)-FP/INT network as a
network with W-bit weights and A-bit activations in
either floating point or integer, respectively. Note that
negative integers are interpreted as their respective
positive value in a wrap-around modulus.
We first trained (32, 32)-FP. We used a set of shadow
floating point weights, initialized to (32, 32)-FP, , and
truncate these shadow weights in the forward pass to
generate our (6, 6)-FP network (gradients get passed
to the shadow weights). In our (32, 32)-INT and (6,6)-
INT networks, we modify this truncation operation to
be a suitable affine transformation to fit our bit width
and desired range. Note that our activation function
in the integer network changes to compare with M2 .
Networks were trained for 15 epochs, with data aug-
mentation, 50% last layer dropout, and selecting the
best model-checkpoint with highest validation accu-
racy. Note that a 6-bit integer is able to fit within
each modulus of our RNS representation.
As expected, reducing bitwidth increases error. Mov-
ing to integer networks appears to slightly decrease
accuracy. The precise reason for this is unclear; per-
haps, something wonky is occuring with the gradient
Table 3. SVHN Test Error Rate
Network SVHN Test Error
(32, 32)-FP 3.95%
(6, 6)-FP 6.69%
(32, 32)-Int 4.54%
(6, 6)-Int 7.07%
updates and gradient magnitude. Networks were im-
plemented in Tensorflow/Tensorpack.
6.3. Estimation of the RNS Break-Even Point
Use of RNS incurs overhead proportional to the output
size, because of the comparatively expensive ReLU-
RNS modules. If we have a Y × X fully-connected
layer, we can compare the relative energy costs asso-
ciated with performing the corresponding MACs and
ReLU in RNS or non-RNS:
Y × ERNSReLU + XY × (ERNSMult + ERNSAdd)
> Y × EReLU + XY × (EMult + EAdd)
EX is the energy per operation for hardware block X.
Given our simulation results, this simplifies to:
X >
EReLU − ERNSReLU
(ERNSMult + ERNSAdd)− (EMult + EAdd)
≈ 0.98
This hints that it could be possible to achieve energy
savings through RNS on FC layers of any size, be-
cause of our ReLU overhead/MAC savings ratio. It is
demonstratable that the same result applies for a CNN
layer, in which we would replace X with CinKXKY ,
the size of channel-output filter. Note that this esti-
mation is ignoring costs of memory accesses. Though,
because of our choice of moduli, the amount of data
being shuffled is similar in both systems.
7. Conclusion
In this work, we outlined use of the Residue Number
System to perform inference on neural networks. Us-
ing our single-block implementation power estimates,
we showed theoretical analysis of the advantages of
RNS for an end-to-end system.
7.1. Critique and Future Improvements
In our next steps, we aim to demonstrate end-to-end
inference stringing together our RNS blocks, compar-
ing this system with a non-RNS system. It would be
useful to explore other methods of translating net-
works to the integer domain, and testing accuracy
drops in more networks and datasets. By fiddling with
choice of adder design, we suspect that we can improve
our RNS multipliers and comparator power.
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